erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

DBE63 has IDE instead of NAND, adjust dts accordingly

Browse source 
Signed-off-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>

git-svn-id: svn://coreboot.org/repository/coreboot-v3@1120 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Mart Raudsepp 2009-01-23 10:53:51 +00:00
commit 6a83ba60a9
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
mainboard/artecgroup/dbe63/dts
View file

@ -20,7 +20,7 @@
/{
mainboard_vendor = "Artec";
mainboard_name = "DBE62";
mainboard_name = "DBE63";
cpus { };
apic@0 {
/config/("northbridge/amd/geodelx/apic");
@ -63,8 +63,8 @@
/* USB Port Power Handling setting. */
pph = "0xf5";
};
pci@f,1 {
/config/("southbridge/amd/cs5536/nand");
pci@f,2 {
/config/("southbridge/amd/cs5536/ide");
};
};
};