erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Code reorg

Browse source
This commit is contained in:
Ronald G. Minnich 2000-10-16 23:47:28 +00:00
commit 69e023b385
16 changed files with 2313 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

24
src/lib/newpci.c
View file

@ -34,6 +34,30 @@
#define PCI_MEM_START 0x80000000
#define PCI_IO_START 0x1000
// historical functions, sometimes very useful.
/*
* Write the special configuration registers on the INTEL
*/
void intel_conf_writeb(unsigned long port, unsigned char value)
{
unsigned char whichbyte = port & 3;
port &= (~3);
outl(port, PCI_CONF_REG_INDEX);
outb(value, PCI_CONF_REG_DATA + whichbyte);
}
/*
* Read the special configuration registers on the INTEL
*/
unsigned char intel_conf_readb(unsigned long port)
{
unsigned char whichbyte = port & 3;
port &= (~3);
outl(port, PCI_CONF_REG_INDEX);
return inb(PCI_CONF_REG_DATA + whichbyte);
}
static const struct pci_ops *conf;
struct pci_ops {