erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

UPSTREAM: soc/intel/skylake: Remove unused skylake_i2c_config structure

Browse source 
Remove struct skylake_i2c_config from chip.h since it is not used
anymore.

BUG=none
BRANCH=none
TEST=none

Change-Id: I00e7670f3380e5ab23c5860ebe3fbde501d5bf65
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: bfcc1e37b9
Original-Change-Id: Icde4b7af5b9c31020099c1a6372a6867827f61ae
Original-Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Original-Reviewed-on: https://review.coreboot.org/19520
Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Original-Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Reviewed-on: https://chromium-review.googlesource.com/497396
This commit is contained in:
Furquan Shaikh 2017-05-01 23:36:00 -07:00 • committed by chrome-bot
commit 6747e1470d
1 changed files with 0 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

9
src/soc/intel/skylake/chip.h
View file

@ -40,15 +40,6 @@ enum skylake_i2c_voltage {
I2C_VOLTAGE_1V8
};
struct skylake_i2c_config {
/* Bus speed in Hz, default is I2C_SPEED_FAST (400 KHz) */
enum i2c_speed speed;
/* Bus should be enabled prior to ramstage with temporary base */
int early_init;
/* Custom bus speed configuration { scl_lcnt, scl_hcnt, sda_hold } */
struct lpss_i2c_speed_config speed_config[LPSS_I2C_SPEED_CONFIG_COUNT];
};
struct soc_intel_skylake_config {
/*
* Interrupt Routing configuration