From 653264e772a62e144c3c8513f2c94326c2a01027 Mon Sep 17 00:00:00 2001 From: David Hendricks Date: Fri, 25 Sep 2015 15:31:03 -0700 Subject: [PATCH] rk3288: Remove 1392MHz option for RK3288 APLL It's no longer used. BUG=none BRANCH=none TEST=it compiles Signed-off-by: David Hendricks Change-Id: Ib0cfaf1bb173a7150f7ff504b9f58a62eb82e781 Reviewed-on: https://chromium-review.googlesource.com/302634 Reviewed-on: https://chromium-review.googlesource.com/304106 Reviewed-by: Alexandru Stan --- src/soc/rockchip/rk3288/clock.c | 2 -- src/soc/rockchip/rk3288/include/soc/clock.h | 1 - 2 files changed, 3 deletions(-) diff --git a/src/soc/rockchip/rk3288/clock.c b/src/soc/rockchip/rk3288/clock.c index 05248c125e..1bd8ab00e8 100644 --- a/src/soc/rockchip/rk3288/clock.c +++ b/src/soc/rockchip/rk3288/clock.c @@ -78,12 +78,10 @@ static const struct pll_div cpll_init_cfg = PLL_DIVISORS(CPLL_HZ, 1, 2); /* See linux/drivers/clk/rockchip/clk-rk3288.c for more APLL combinations */ static const struct pll_div apll_1800_cfg = PLL_DIVISORS(1800*MHz, 1, 1); static const struct pll_div apll_1416_cfg = PLL_DIVISORS(1416*MHz, 1, 1); -static const struct pll_div apll_1392_cfg = PLL_DIVISORS(1392*MHz, 1, 1); static const struct pll_div apll_600_cfg = PLL_DIVISORS(600*MHz, 1, 2); static const struct pll_div *apll_cfgs[] = { [APLL_1800_MHZ] = &apll_1800_cfg, [APLL_1416_MHZ] = &apll_1416_cfg, - [APLL_1392_MHZ] = &apll_1392_cfg, [APLL_600_MHZ] = &apll_600_cfg, }; diff --git a/src/soc/rockchip/rk3288/include/soc/clock.h b/src/soc/rockchip/rk3288/include/soc/clock.h index bbc00004f7..671a9ffd18 100644 --- a/src/soc/rockchip/rk3288/include/soc/clock.h +++ b/src/soc/rockchip/rk3288/include/soc/clock.h @@ -31,7 +31,6 @@ enum apll_frequencies { APLL_1800_MHZ, APLL_1416_MHZ, - APLL_1392_MHZ, APLL_600_MHZ, };