mb/google/brya/var/uldrenite: Add HDA verb tables

We use ALC3204 as HDA codec on uldrenite, add the verb table
by Realtek.

BUG=b:374203133
TEST=emerge-nissa coreboot

Change-Id: Ie9d0e17e1ab13adc8aea0d5bcbbe44785a137d7b
Signed-off-by: John Su <john_su@compal.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85448
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Dtrain Hsu <dtrain_hsu@compal.corp-partner.google.com>
Reviewed-by: Eric Lai <ericllai@google.com>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
This commit is contained in:
John Su 2024-12-03 18:25:16 +08:00 committed by Subrata Banik
commit 62a9d670bf

View file

@ -0,0 +1,155 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#include <device/azalia_device.h>
const u32 cim_verb_data[] = {
/* coreboot specific header */
0x10ec0236, //Codec Vendor / Device ID: Realtek ALC3204
0x10280D76, // Subsystem ID
0x00000021, // Number of jacks (NID entries)
AZALIA_RESET(0x1),
/* NID 0x01, HDA Codec Subsystem ID Verb table */
AZALIA_SUBVENDOR(0, 0x10280D76),
/* Pin Widget Verb Table */
/*
* DMIC
* Requirement is to use PCH DMIC. Hence,
* commented out codec's Internal DMIC.
* AZALIA_PIN_CFG(0, 0x12, 0x90A60130),
* AZALIA_PIN_CFG(0, 0x13, 0x40000000),
*/
AZALIA_PIN_CFG(0, 0x12, 0x90a60140),
AZALIA_PIN_CFG(0, 0x13, 0x40000000),
AZALIA_PIN_CFG(0, 0x14, 0x90170110),
AZALIA_PIN_CFG(0, 0x18, 0x411111f0),
AZALIA_PIN_CFG(0, 0x19, 0x02a11030),
AZALIA_PIN_CFG(0, 0x1a, 0x411111f0),
AZALIA_PIN_CFG(0, 0x1b, 0x411111f0),
AZALIA_PIN_CFG(0, 0x1d, 0x40700001),
AZALIA_PIN_CFG(0, 0x1e, 0x421212f2),
AZALIA_PIN_CFG(0, 0x21, 0x02211020),
/* RESET to D0 */
0x00170500,
0x00170500,
0x00170500,
0x00170500,
/* RESET Register */
0x0205001A,
0x02048003,
0x0205001A,
0x0204C003,
/* ALC3204 default-1(Class D RESET) */
0x0205003C,
0x02040354,
0x0205003C,
0x02040314,
/* ALC3204 default-2 (Tco) */
0x02050040,
0x02049800,
0x02050034,
0x0204023C,
/* ALC3204 Speaker output power - 4 ohm 2W (+12dB gain)
* + Combo Jack TRS setting */
0x02050038,
0x02043901,
0x02050045,
0x02045089,
/* H/W AGC setting-1 */
0x02050016,
0x02040C50,
0x02050012,
0x0204EBC2,
/* H/W AGC setting-2 */
0x02050013,
0x0204401D,
0x02050016,
0x02044E50,
/* Zero data + EAPD to verb-control */
0x02050037,
0x0204FE15,
0x02050010,
0x02040020,
/* Zero data */
0x02050030,
0x02048000,
0x02050030,
0x02048000,
/* ALC3204 default-3 */
0x05750003,
0x05740DA3,
0x02050046,
0x02040004,
/* ALC3204 default-4 */
0x0205001B,
0x02040A4B,
0x02050008,
0x02046A4C,
/* JD1 */
0x02050009,
0x0204E003,
0x0205000A,
0x02047770,
/* JD2 */
0x0205000B,
0x02047778,
0x0205000B,
0x02047778,
/* Microphone + Array MIC security Disable +ADC clock Enable */
0x0205000D,
0x0204A020,
0x02050005,
0x02040700,
/* Speaker Enable */
0x0205000C,
0x020401EF,
0x0205000C,
0x020401EF,
/* EQ Bypass + EQ HPF cutoff 250Hz */
0x05350000,
0x0534201A,
0x0535001d,
0x05340800,
/* EQ-2 */
0x0535001e,
0x05340800,
0x05350003,
0x05341EF8,
/* EQ-3 */
0x05350004,
0x05340000,
0x05450000,
0x05442000,
/* EQ-4 */
0x0545001d,
0x05440800,
0x0545001e,
0x05440800,
/* EQ-5 */
0x05450003,
0x05441EF8,
0x05450004,
0x05440000,
/* EQ Update */
0x05350000,
0x0534E01A,
0x05350000,
0x0534E01A,
};
const u32 pc_beep_verbs[] = {
//=== PCBeep pass through to NID14 for ePSA test-1
0x02050036,
0x02047717,
0x02050036,
0x02047717,
//=== PCBeep pass through to NID14 for ePSA test-2
0x01470740,
0x0143B000,
0x01470C02,
0x01470C02,
};
AZALIA_ARRAY_SIZES;