erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

add a few register value addording to updated BIOS guide

Browse source
This commit is contained in:
Li-Ta Lo 2002-01-28 09:29:11 +00:00
commit 6288325a73
1 changed files with 3 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

13
src/northsouthbridge/sis/550/550_regs.inc
View file

@ -61,17 +61,15 @@ northbridge_init_table:
.byte 0x65, 0x00 # Use DIMM 0 for SMA
/* MISC Control */
// .byte 0x6A, 0xC0 #
// .byte 0x6B, 0x01 # 0x00 -> 66/133 MHZ, 0x01 -> 100 MHZ
// .byte 0x6C, 0x20 # 0x2E -> 66 MHZ, 0x20 -> 100 MHZ, 0x2C -> 133 MHZ
/* PCI Interface */
.byte 0x80, 0x01 #
.byte 0x81, 0xd1 #
.byte 0x82, 0xce #
.byte 0x83, 0x1b #
.byte 0x8E, 0xC1 #
.byte 0x8F, 0x46 #
.byte 0x84, 0x60 #
.byte 0x85, 0x00 #
.byte 0x86, 0x03 #
@ -98,9 +96,4 @@ northbridge_init_table:
.byte 0xA1, 0x00
.byte 0xA2, 0x03
.byte 0xA3, 0x01
/* AGP Command Register */
// .byte 0xC8, 0x04 # AGP 4X
// .byte 0xC9, 0x00 # AGP Disabled
northbridge_init_table_end: