nyan_big: Add initial 792MHz BCT
792MHz BCT is from the board manuf, but boots fine on my nyan. 924 BCT will be added later, when available. BUG=none TEST=builds and boots OK on my nyan board with depthcharge changes for board id 0 in nyan_big. BRANCH=none Change-Id: I35f04dd7520ed9471287b2ecdbc1f0508bd78b6c Signed-off-by: Tom Warren <twarren@nvidia.com> Reviewed-on: https://chromium-review.googlesource.com/183975 Reviewed-by: David Hendricks <dhendrix@chromium.org>
This commit is contained in:
parent
a6df76afb5
commit
61d0122fdc
1 changed files with 71 additions and 70 deletions
|
|
@ -1,9 +1,10 @@
|
|||
# CFG Version 07
|
||||
# Do not edit. Generated by gen_sdram_cfg V4.0.7. Command:
|
||||
# gen_sdram_cfg -i ddr3_256Mx16x4_H5TC4G63AFR_RDA.par 1.262 -dram_board_cfg 10 -fly_by_time_ps 1650
|
||||
# -b PM358/PM358_792MHz_emc_reg.txt -o PM358_Hynix_2GB_H5TC4G63AFR_RDA_792Mhz.cfg
|
||||
# Parameter file: ddr3_256Mx16x4_H5TC4G63AFR_RDA.par, tck = 1.26 ns (792.39 MHz)
|
||||
# bkv file: PM358/PM358_792MHz_emc_reg.txt
|
||||
#Hynix 2GB
|
||||
# Do not edit. Generated by t124_emc_reg_tool5.0.14.exe V5.0.14. Command:
|
||||
# t124_emc_reg_tool5.0.14.exe -i extras\param_files\ddr3_256Mx16x4_H5TC4G63AFR_PBA_01212014.par 1.26262
|
||||
# -is_mid_package 1 -dram_board_cfg 10 -round_trip_dly_ps 624 -o big_0121_2GB_792Mhz.cfg
|
||||
# -b big_0121_792MHz_emc_reg.txt
|
||||
# Parameter file: extras\param_files\ddr3_256Mx16x4_H5TC4G63AFR_PBA_01212014.par, tck = 1.26 ns (792.00 MHz)
|
||||
# bkv file: big_0121_792MHz_emc_reg.txt
|
||||
SDRAM[0].MemoryType = NvBootMemoryType_Ddr3;
|
||||
SDRAM[0].PllMInputDivider = 0x00000001;
|
||||
SDRAM[0].PllMFeedbackDivider = 0x00000042;
|
||||
|
|
@ -38,18 +39,18 @@ SDRAM[0].EmcPinProgramWait = 0x00000001;
|
|||
SDRAM[0].EmcPinExtraWait = 0x00000000;
|
||||
SDRAM[0].EmcTimingControlWait = 0x00000000;
|
||||
SDRAM[0].EmcRc = 0x00000025;
|
||||
SDRAM[0].EmcRfc = 0x000000cd;
|
||||
SDRAM[0].EmcRfc = 0x000000cc;
|
||||
SDRAM[0].EmcRfcSlr = 0x00000000;
|
||||
SDRAM[0].EmcRas = 0x00000019;
|
||||
SDRAM[0].EmcRp = 0x0000000a;
|
||||
SDRAM[0].EmcRas = 0x0000001a;
|
||||
SDRAM[0].EmcRp = 0x00000009;
|
||||
SDRAM[0].EmcR2r = 0x00000000;
|
||||
SDRAM[0].EmcW2w = 0x00000000;
|
||||
SDRAM[0].EmcR2w = 0x00000007;
|
||||
SDRAM[0].EmcR2w = 0x00000008;
|
||||
SDRAM[0].EmcW2r = 0x0000000d;
|
||||
SDRAM[0].EmcR2p = 0x00000004;
|
||||
SDRAM[0].EmcW2p = 0x00000013;
|
||||
SDRAM[0].EmcRdRcd = 0x0000000a;
|
||||
SDRAM[0].EmcWrRcd = 0x0000000a;
|
||||
SDRAM[0].EmcRdRcd = 0x00000009;
|
||||
SDRAM[0].EmcWrRcd = 0x00000009;
|
||||
SDRAM[0].EmcRrd = 0x00000003;
|
||||
SDRAM[0].EmcRext = 0x00000002;
|
||||
SDRAM[0].EmcWext = 0x00000000;
|
||||
|
|
@ -58,31 +59,31 @@ SDRAM[0].EmcWdvMask = 0x00000006;
|
|||
SDRAM[0].EmcQUse = 0x0000000b;
|
||||
SDRAM[0].EmcQuseWidth = 0x00000002;
|
||||
SDRAM[0].EmcIbdly = 0x00000000;
|
||||
SDRAM[0].EmcEInput = 0x00000003;
|
||||
SDRAM[0].EmcEInputDuration = 0x0000000c;
|
||||
SDRAM[0].EmcPutermExtra = 0x00090000;
|
||||
SDRAM[0].EmcEInput = 0x00000002;
|
||||
SDRAM[0].EmcEInputDuration = 0x0000000d;
|
||||
SDRAM[0].EmcPutermExtra = 0x00080000;
|
||||
SDRAM[0].EmcPutermWidth = 0x00000004;
|
||||
SDRAM[0].EmcPutermAdj = 0x00000000;
|
||||
SDRAM[0].EmcCdbCntl1 = 0x00000000;
|
||||
SDRAM[0].EmcCdbCntl2 = 0x00000000;
|
||||
SDRAM[0].EmcCdbCntl3 = 0x00000000;
|
||||
SDRAM[0].EmcQRst = 0x00000002;
|
||||
SDRAM[0].EmcQSafe = 0x00000011;
|
||||
SDRAM[0].EmcRdv = 0x00000017;
|
||||
SDRAM[0].EmcRdvMask = 0x00000019;
|
||||
SDRAM[0].EmcQRst = 0x00000001;
|
||||
SDRAM[0].EmcQSafe = 0x00000014;
|
||||
SDRAM[0].EmcRdv = 0x00000018;
|
||||
SDRAM[0].EmcRdvMask = 0x0000001a;
|
||||
SDRAM[0].EmcQpop = 0x0000000f;
|
||||
SDRAM[0].EmcCtt = 0x00000000;
|
||||
SDRAM[0].EmcCttDuration = 0x00000004;
|
||||
SDRAM[0].EmcRefresh = 0x000017eb;
|
||||
SDRAM[0].EmcRefresh = 0x000017e2;
|
||||
SDRAM[0].EmcBurstRefreshNum = 0x00000000;
|
||||
SDRAM[0].EmcPreRefreshReqCnt = 0x000005fa;
|
||||
SDRAM[0].EmcPreRefreshReqCnt = 0x000005f8;
|
||||
SDRAM[0].EmcPdEx2Wr = 0x00000003;
|
||||
SDRAM[0].EmcPdEx2Rd = 0x00000003;
|
||||
SDRAM[0].EmcPdEx2Rd = 0x00000011;
|
||||
SDRAM[0].EmcPChg2Pden = 0x00000001;
|
||||
SDRAM[0].EmcAct2Pden = 0x00000000;
|
||||
SDRAM[0].EmcAr2Pden = 0x000000c7;
|
||||
SDRAM[0].EmcAr2Pden = 0x000000c6;
|
||||
SDRAM[0].EmcRw2Pden = 0x00000018;
|
||||
SDRAM[0].EmcTxsr = 0x000000d7;
|
||||
SDRAM[0].EmcTxsr = 0x000000d6;
|
||||
SDRAM[0].EmcTxsrDll = 0x00000200;
|
||||
SDRAM[0].EmcTcke = 0x00000005;
|
||||
SDRAM[0].EmcTckesr = 0x00000006;
|
||||
|
|
@ -91,12 +92,12 @@ SDRAM[0].EmcTfaw = 0x0000001d;
|
|||
SDRAM[0].EmcTrpab = 0x00000000;
|
||||
SDRAM[0].EmcTClkStable = 0x00000008;
|
||||
SDRAM[0].EmcTClkStop = 0x00000008;
|
||||
SDRAM[0].EmcTRefBw = 0x0000182c;
|
||||
SDRAM[0].EmcFbioCfg5 = 0x104ab898;
|
||||
SDRAM[0].EmcFbioCfg6 = 0x00000002;
|
||||
SDRAM[0].EmcTRefBw = 0x00001822;
|
||||
SDRAM[0].EmcFbioCfg5 = 0x104ab098;
|
||||
SDRAM[0].EmcFbioCfg6 = 0x00000000;
|
||||
SDRAM[0].EmcFbioSpare = 0x00000000;
|
||||
SDRAM[0].EmcCfgRsv = 0xff00ff00;
|
||||
SDRAM[0].EmcMrs = 0x80001d71;
|
||||
SDRAM[0].EmcMrs = 0x80000d71;
|
||||
SDRAM[0].EmcEmrs = 0x80100002;
|
||||
SDRAM[0].EmcEmrs2 = 0x80200018;
|
||||
SDRAM[0].EmcEmrs3 = 0x80300000;
|
||||
|
|
@ -110,17 +111,17 @@ SDRAM[0].EmcWarmBootExtraModeRegWriteEnable = 0x00000000;
|
|||
SDRAM[0].EmcExtraModeRegWriteEnable = 0x00000000;
|
||||
SDRAM[0].EmcMrwResetCommand = 0x00000000;
|
||||
SDRAM[0].EmcMrwResetNInitWait = 0x00000000;
|
||||
SDRAM[0].EmcMrsWaitCnt = 0x00f7000e;
|
||||
SDRAM[0].EmcMrsWaitCnt2 = 0x00f7000e;
|
||||
SDRAM[0].EmcMrsWaitCnt = 0x00f8000c;
|
||||
SDRAM[0].EmcMrsWaitCnt2 = 0x00f8000c;
|
||||
SDRAM[0].EmcCfg = 0x73300000;
|
||||
SDRAM[0].EmcCfg2 = 0x0000089d;
|
||||
SDRAM[0].EmcCfgPipe = 0x000040a0;
|
||||
SDRAM[0].EmcCfgPipe = 0x00004080;
|
||||
SDRAM[0].EmcDbg = 0x01000c00;
|
||||
SDRAM[0].EmcCmdQ = 0x10004408;
|
||||
SDRAM[0].EmcMc2EmcQ = 0x06000404;
|
||||
SDRAM[0].EmcDynSelfRefControl = 0x80003025;
|
||||
SDRAM[0].EmcDynSelfRefControl = 0x80003012;
|
||||
SDRAM[0].AhbArbitrationXbarCtrlMemInitDone = 0x00000001;
|
||||
SDRAM[0].EmcCfgDigDll = 0xe00701b1;
|
||||
SDRAM[0].EmcCfgDigDll = 0xe00700b1;
|
||||
SDRAM[0].EmcCfgDigDllPeriod = 0x00008000;
|
||||
SDRAM[0].EmcDevSelect = 0x00000002;
|
||||
SDRAM[0].EmcSelDpdCtrl = 0x00040000;
|
||||
|
|
@ -148,11 +149,11 @@ SDRAM[0].EmcDllXformQUse4 = 0x00000000;
|
|||
SDRAM[0].EmcDllXformQUse5 = 0x00000000;
|
||||
SDRAM[0].EmcDllXformQUse6 = 0x00000000;
|
||||
SDRAM[0].EmcDllXformQUse7 = 0x00000000;
|
||||
SDRAM[0].EmcDllXformAddr0 = 0x0000000e;
|
||||
SDRAM[0].EmcDllXformAddr1 = 0x0000000e;
|
||||
SDRAM[0].EmcDllXformAddr0 = 0x00034000;
|
||||
SDRAM[0].EmcDllXformAddr1 = 0x00034000;
|
||||
SDRAM[0].EmcDllXformAddr2 = 0x00000000;
|
||||
SDRAM[0].EmcDllXformAddr3 = 0x0000000e;
|
||||
SDRAM[0].EmcDllXformAddr4 = 0x00000000;
|
||||
SDRAM[0].EmcDllXformAddr3 = 0x00034000;
|
||||
SDRAM[0].EmcDllXformAddr4 = 0x00034000;
|
||||
SDRAM[0].EmcDllXformAddr5 = 0x00000000;
|
||||
SDRAM[0].EmcDllXformQUse8 = 0x00000000;
|
||||
SDRAM[0].EmcDllXformQUse9 = 0x00000000;
|
||||
|
|
@ -162,30 +163,30 @@ SDRAM[0].EmcDllXformQUse12 = 0x00000000;
|
|||
SDRAM[0].EmcDllXformQUse13 = 0x00000000;
|
||||
SDRAM[0].EmcDllXformQUse14 = 0x00000000;
|
||||
SDRAM[0].EmcDllXformQUse15 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs0 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs1 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs2 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs3 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs4 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs5 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs6 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs7 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs8 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs9 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs10 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs11 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs12 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs13 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs14 = 0x00000000;
|
||||
SDRAM[0].EmcDliTrimTxDqs15 = 0x00000000;
|
||||
SDRAM[0].EmcDllXformDq0 = 0x0000000b;
|
||||
SDRAM[0].EmcDllXformDq1 = 0x0000000b;
|
||||
SDRAM[0].EmcDllXformDq2 = 0x0000000b;
|
||||
SDRAM[0].EmcDllXformDq3 = 0x0000000b;
|
||||
SDRAM[0].EmcDllXformDq4 = 0x0000000b;
|
||||
SDRAM[0].EmcDllXformDq5 = 0x0000000b;
|
||||
SDRAM[0].EmcDllXformDq6 = 0x0000000b;
|
||||
SDRAM[0].EmcDllXformDq7 = 0x0000000b;
|
||||
SDRAM[0].EmcDliTrimTxDqs0 = 0x00000008;
|
||||
SDRAM[0].EmcDliTrimTxDqs1 = 0x00000008;
|
||||
SDRAM[0].EmcDliTrimTxDqs2 = 0x00000005;
|
||||
SDRAM[0].EmcDliTrimTxDqs3 = 0x00000009;
|
||||
SDRAM[0].EmcDliTrimTxDqs4 = 0x00000009;
|
||||
SDRAM[0].EmcDliTrimTxDqs5 = 0x00000007;
|
||||
SDRAM[0].EmcDliTrimTxDqs6 = 0x00000009;
|
||||
SDRAM[0].EmcDliTrimTxDqs7 = 0x00000008;
|
||||
SDRAM[0].EmcDliTrimTxDqs8 = 0x00000008;
|
||||
SDRAM[0].EmcDliTrimTxDqs9 = 0x00000008;
|
||||
SDRAM[0].EmcDliTrimTxDqs10 = 0x00000005;
|
||||
SDRAM[0].EmcDliTrimTxDqs11 = 0x00000009;
|
||||
SDRAM[0].EmcDliTrimTxDqs12 = 0x00000009;
|
||||
SDRAM[0].EmcDliTrimTxDqs13 = 0x00000007;
|
||||
SDRAM[0].EmcDliTrimTxDqs14 = 0x00000009;
|
||||
SDRAM[0].EmcDliTrimTxDqs15 = 0x00000008;
|
||||
SDRAM[0].EmcDllXformDq0 = 0x0000000e;
|
||||
SDRAM[0].EmcDllXformDq1 = 0x0000000e;
|
||||
SDRAM[0].EmcDllXformDq2 = 0x0000000e;
|
||||
SDRAM[0].EmcDllXformDq3 = 0x0000000e;
|
||||
SDRAM[0].EmcDllXformDq4 = 0x0000000e;
|
||||
SDRAM[0].EmcDllXformDq5 = 0x0000000e;
|
||||
SDRAM[0].EmcDllXformDq6 = 0x0000000e;
|
||||
SDRAM[0].EmcDllXformDq7 = 0x0000000e;
|
||||
SDRAM[0].WarmBootWait = 0x00000002;
|
||||
SDRAM[0].EmcCttTermCtrl = 0x00000802;
|
||||
SDRAM[0].EmcOdtWrite = 0x00000000;
|
||||
|
|
@ -203,7 +204,7 @@ SDRAM[0].EmcZqCalDdr3WarmBoot = 0x00000000;
|
|||
SDRAM[0].EmcZcalWarmBootWait = 0x00000001;
|
||||
SDRAM[0].EmcMrsWarmBootEnable = 0x00000001;
|
||||
SDRAM[0].EmcMrsResetDllWait = 0x00000000;
|
||||
SDRAM[0].EmcMrsExtra = 0x80001d71;
|
||||
SDRAM[0].EmcMrsExtra = 0x80000d71;
|
||||
SDRAM[0].EmcWarmBootMrsExtra = 0x80100002;
|
||||
SDRAM[0].EmcEmrsDdr2DllEnable = 0x00000000;
|
||||
SDRAM[0].EmcMrsDdr2DllReset = 0x00000000;
|
||||
|
|
@ -230,7 +231,7 @@ SDRAM[0].EmcXm2CmdPadCtrl3 = 0x050c0000;
|
|||
SDRAM[0].EmcXm2CmdPadCtrl4 = 0x00000000;
|
||||
SDRAM[0].EmcXm2CmdPadCtrl5 = 0x00111111;
|
||||
SDRAM[0].EmcXm2DqsPadCtrl = 0x770c1414;
|
||||
SDRAM[0].EmcXm2DqsPadCtrl2 = 0x0020013d;
|
||||
SDRAM[0].EmcXm2DqsPadCtrl2 = 0x0120113d;
|
||||
SDRAM[0].EmcXm2DqsPadCtrl3 = 0x61861820;
|
||||
SDRAM[0].EmcXm2DqsPadCtrl4 = 0x00514514;
|
||||
SDRAM[0].EmcXm2DqsPadCtrl5 = 0x00514514;
|
||||
|
|
@ -239,11 +240,11 @@ SDRAM[0].EmcXm2DqPadCtrl = 0x770c2990;
|
|||
SDRAM[0].EmcXm2DqPadCtrl2 = 0x00000000;
|
||||
SDRAM[0].EmcXm2DqPadCtrl3 = 0x00000000;
|
||||
SDRAM[0].EmcXm2ClkPadCtrl = 0x77ffc085;
|
||||
SDRAM[0].EmcXm2ClkPadCtrl2 = 0x00000707;
|
||||
SDRAM[0].EmcXm2ClkPadCtrl2 = 0x00000101;
|
||||
SDRAM[0].EmcXm2CompPadCtrl = 0x81f1f108;
|
||||
SDRAM[0].EmcXm2VttGenPadCtrl = 0x07070004;
|
||||
SDRAM[0].EmcXm2VttGenPadCtrl2 = 0x00000000;
|
||||
SDRAM[0].EmcXm2VttGenPadCtrl3 = 0x017fffff;
|
||||
SDRAM[0].EmcXm2VttGenPadCtrl3 = 0x016eeeee;
|
||||
SDRAM[0].EmcAcpdControl = 0x00000000;
|
||||
SDRAM[0].EmcSwizzleRank0ByteCfg = 0x00003120;
|
||||
SDRAM[0].EmcSwizzleRank0Byte0 = 0x25143067;
|
||||
|
|
@ -255,7 +256,7 @@ SDRAM[0].EmcSwizzleRank1Byte0 = 0x71546032;
|
|||
SDRAM[0].EmcSwizzleRank1Byte1 = 0x35104276;
|
||||
SDRAM[0].EmcSwizzleRank1Byte2 = 0x27043615;
|
||||
SDRAM[0].EmcSwizzleRank1Byte3 = 0x72306145;
|
||||
SDRAM[0].EmcDsrVttgenDrv = 0x0505003f;
|
||||
SDRAM[0].EmcDsrVttgenDrv = 0x0606003f;
|
||||
SDRAM[0].EmcTxdsrvttgen = 0x00000000;
|
||||
SDRAM[0].EmcBgbiasCtl0 = 0x00000000;
|
||||
SDRAM[0].McEmemAdrCfg = 0x00000000;
|
||||
|
|
@ -278,11 +279,11 @@ SDRAM[0].McEmemArbTimingRap2Pre = 0x00000003;
|
|||
SDRAM[0].McEmemArbTimingWap2Pre = 0x0000000c;
|
||||
SDRAM[0].McEmemArbTimingR2R = 0x00000002;
|
||||
SDRAM[0].McEmemArbTimingW2W = 0x00000002;
|
||||
SDRAM[0].McEmemArbTimingR2W = 0x00000005;
|
||||
SDRAM[0].McEmemArbTimingR2W = 0x00000006;
|
||||
SDRAM[0].McEmemArbTimingW2R = 0x00000008;
|
||||
SDRAM[0].McEmemArbDaTurns = 0x08050202;
|
||||
SDRAM[0].McEmemArbDaCovers = 0x00170e13;
|
||||
SDRAM[0].McEmemArbMisc0 = 0x736c2414;
|
||||
SDRAM[0].McEmemArbDaTurns = 0x08060202;
|
||||
SDRAM[0].McEmemArbDaCovers = 0x00160d13;
|
||||
SDRAM[0].McEmemArbMisc0 = 0x734c2414;
|
||||
SDRAM[0].McEmemArbMisc1 = 0x70000f02;
|
||||
SDRAM[0].McEmemArbRing1Throttle = 0x001f0000;
|
||||
SDRAM[0].McEmemArbOverride = 0x10000000;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue