erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Add DDR refresh config to pei data structure.

Browse source 
Allow platform customized DDR config, including forcing refresh rate to
2x.

TEST=Manual. Verify pei values in MRC.
BUG=chrome-os-partner:18967

Change-Id: I311ae7ddf25142153c94a3fc3fb0a36e03f50ab2
Reviewed-on: https://gerrit.chromium.org/gerrit/50476
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Tested-by: Shawn Nematbakhsh <shawnn@chromium.org>
Commit-Queue: Shawn Nematbakhsh <shawnn@chromium.org>
This commit is contained in:
Shawn Nematbakhsh 2013-05-08 11:41:04 -07:00 • committed by ChromeBot
commit 60a9452d24
1 changed files with 8 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

8
src/northbridge/intel/sandybridge/pei_data.h
View file

@ -121,6 +121,14 @@ struct pei_data
* 2 2N
*/
int nmode;
/* DDR refresh rate config. JEDEC Standard No.21-C Annex K allows
* for DIMM SPD data to specify whether double-rate is required for
* extended operating temperature range.
* 0 Enable double rate based upon temperature thresholds
* 1 Normal rate
* 2 Always enable double rate
*/
int ddr_refresh_rate_config;
} __attribute__((packed));
#endif