erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

*** empty log message ***

Browse source 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1354 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Greg Watson 2004-01-22 01:06:19 +00:00
commit 5a8d4ae27c
2 changed files with 10 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

14
src/mainboard/totalimpact/briq/Config.lb
View file

@ -4,20 +4,26 @@
uses PCIC0_CFGADDR
uses PCIC0_CFGDATA
uses UART0_IO_BASE
uses TTYS0_BASE
uses CONFIG_BRIQ_750FX
uses CONFIG_BRIQ_7400
##
## Set PCI registers
##
default PCIC0_CFGADDR=0xeec00000
default PCIC0_CFGDATA=0xeec00004
default PCIC0_CFGADDR=0xff508000
default PCIC0_CFGDATA=0xff508010
##
## Set IDE control registers
##
default PNP_CFGADDR=0x1f0
default PNP_CFGDATA=0x1f1
##
## Set UART base address
##
default UART0_IO_BASE=0xef600300
default TTYS0_BASE=0x3f8
##
## Early board initialization, called from ppc_main()