erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

nb/intel/sandybridge: Add Kconfig to set default IGD allocation

Browse source 
Add a Kconfig choice to select the default IGD memory allocation, for
users/boards which do not use an option table to set it.

TEST=build/boot google/link, verify IGD size changes with selection.

Change-Id: I83d57cf4657cfccbb21416c5da05eeff9e95a44f
Signed-off-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/84225
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Matt DeVillier 2024-09-05 11:27:53 -05:00 • committed by Felix Held
commit 5a59e418ee
2 changed files with 31 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

28
src/northbridge/intel/sandybridge/Kconfig
View file

@ -180,4 +180,32 @@ config FIXED_EPBAR_MMIO_BASE
config PRERAM_CBFS_CACHE_SIZE
default 0x0
choice
prompt "Default IGD Memory Allocation"
default IGD_DEFAULT_UMA_SIZE_32MB
help
The amount of system memory allocated for the integrated GPU if not
set via an option table.
config IGD_DEFAULT_UMA_SIZE_32MB
bool "32MB"
config IGD_DEFAULT_UMA_SIZE_64MB
bool "64MB"
config IGD_DEFAULT_UMA_SIZE_96MB
bool "96MB"
config IGD_DEFAULT_UMA_SIZE_128MB
bool "128MB"
endchoice
config IGD_DEFAULT_UMA_INDEX
int
default 0 if IGD_DEFAULT_UMA_SIZE_32MB
default 1 if IGD_DEFAULT_UMA_SIZE_64MB
default 2 if IGD_DEFAULT_UMA_SIZE_96MB
default 3 if IGD_DEFAULT_UMA_SIZE_128MB
endif

5
src/northbridge/intel/sandybridge/early_init.c
View file

@ -86,9 +86,10 @@ static void sandybridge_setup_graphics(void)
printk(BIOS_DEBUG, "Initializing Graphics...\n");
/* Fall back to 32 MiB for IGD memory by setting GGC[7:3] = 1 */
gfxsize = get_uint_option("gfx_uma_size", 0);
/* Fall back to CONFIG_IGD_DEFAULT_UMA_INDEX for IGD memory */
gfxsize = get_uint_option("gfx_uma_size", CONFIG_IGD_DEFAULT_UMA_INDEX);
/* Program IGD memory allocation by setting GGC[7:3] */
reg16 = pci_read_config16(HOST_BRIDGE, GGC);
reg16 &= ~0x00f8;
reg16 |= (gfxsize + 1) << 3;