erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

UPSTREAM: src/include: Capitalize CPU, RAM and ROM

Browse source 
BUG=None
BRANCH=None
TEST=None

Change-Id: Ifd528bc4ac07658453407c0392d6653325217bbb
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/15942
Tested-by: build bot (Jenkins)
Reviewed-by: Omar Pakker
Reviewed-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://chromium-review.googlesource.com/366263
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@chromium.org>
This commit is contained in:
Elyes HAOUAS 2016-07-28 21:25:21 +02:00 • committed by chrome-bot
commit 5912b4408d
9 changed files with 19 additions and 19 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/include/console/post_codes.h
View file

@ -82,14 +82,14 @@
#define POST_ENTRY_C_START 0x13
/**
* \brief Pre call to ram stage main()
* \brief Pre call to RAM stage main()
*
* POSTed right before ram stage main() is called from c_start.S
* POSTed right before RAM stage main() is called from c_start.S
*/
#define POST_PRE_HARDWAREMAIN 0x79
/**
* \brief Entry into coreboot in ram stage main()
* \brief Entry into coreboot in RAM stage main()
*
* This is the first call in hardwaremain.c. If this code is POSTed, then
* ramstage has successfully loaded and started executing.