erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Fix compilation after switch to explicit dts naming.

Browse source 
One additional cosmetic fix. 

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>



git-svn-id: svn://coreboot.org/repository/coreboot-v3@569 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Ronald G. Minnich 2008-01-31 03:08:32 +00:00
commit 57ea42fab8
7 changed files with 11 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

4
mainboard/adl/msm800sev/dts
View file

@ -34,12 +34,12 @@
pcipath = "1,0";
};
southbridge {
/config/("southbridge/amd/cs5536");
/config/("southbridge/amd/cs5536/dts");
pcipath = "1,1";
enabled;
};
superio {
/config/("superio/winbond/w83627hf");
/config/("superio/winbond/w83627hf/dts");
com1enable = "1";
};
};

2
mainboard/amd/norwich/dts
View file

@ -33,7 +33,7 @@
pcipath = "1,0";
};
southbridge {
/config/("southbridge/amd/cs5536");
/config/("southbridge/amd/cs5536/dts");
pcipath = "1,1";
enabled;
};

2
mainboard/artecgroup/dbe61/dts
View file

@ -87,7 +87,7 @@ end
pcipath = "1,0";
};
southbridge {
/config/("southbridge/amd/cs5536");
/config/("southbridge/amd/cs5536/dts");
pcipath = "1,1";
enabled;
};

4
mainboard/emulation/qemu-x86/dts
View file

@ -27,7 +27,7 @@
enabled;
};
domain0 {
/config/("northbridge/intel/i440bxemulation");
/config/("northbridge/intel/i440bxemulation/dts");
ops = "i440bxemulation_pcidomainops";
enabled;
pcidomain = "0";
@ -36,7 +36,7 @@
pcipath = "0,0";
};
southbridge,intel,i82371eb {
/config/("southbridge/intel/i82371eb");
/config/("southbridge/intel/i82371eb/dts");
pcipath = "1,0";
enabled;
};

6
mainboard/pcengines/alix1c/dts
View file

@ -26,7 +26,7 @@
enabled;
};
domain0 {
/config/("northbridge/amd/geodelx");
/config/("northbridge/amd/geodelx/dts");
enabled;
pcidomain = "0";
device0,0 {
@ -34,12 +34,12 @@
pcipath = "1,0";
};
southbridge {
/config/("southbridge/amd/cs5536");
/config/("southbridge/amd/cs5536/dts");
pcipath = "0xf,1";
enabled;
};
superio {
/config/("superio/winbond/w83627hf");
/config/("superio/winbond/w83627hf/dts");
com1enable = "1";
};
};

2
northbridge/intel/i440bxemulation/i440bx.c
View file

@ -53,7 +53,7 @@ static void pci_domain_set_resources(struct device *dev)
struct device *mc_dev;
u32 tolmk; /* Top of low mem, Kbytes. */
int idx;
struct northbridge_intel_i440bxemulation_config *device_configuration =
struct northbridge_intel_i440bxemulation_dts_config *device_configuration =
dev->device_configuration;
tolmk = device_configuration->ramsize * 1024;
mc_dev = dev->link[0].children;

2
superio/winbond/w83627hf/superio.c
View file

@ -115,7 +115,7 @@ static void init_hwm(u16 base)
static void w83627hf_init(struct device * dev)
{
struct superio_winbond_w83627hf_config *conf;
struct superio_winbond_w83627hf_dts_config *conf;
struct resource *res0, *res1;
struct pc_keyboard keyboard;