erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

src: Typo fix (cosmetic)

Browse source 
Change-Id: I81985bd2836bdeb369587f170504a8a048ee496b
Signed-off-by: Peter Lemenkov <lemenkov@gmail.com>
Reviewed-on: https://review.coreboot.org/29196
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Peter Lemenkov 2018-10-19 16:57:27 +02:00 • committed by Stefan Reinauer
commit 5797b2eb05
9 changed files with 11 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/vendorcode/intel/fsp/fsp2_0/cannonlake/FspsUpd.h
View file

@ -2978,8 +2978,8 @@ typedef struct {
**/
UINT8 ThreeStrikeCounterDisable;
/** Offset 0x0899 - Set HW P-State Interrupts Enabled for for MISC_PWR_MGMT
Set HW P-State Interrupts Enabled for for MISC_PWR_MGMT; <b>0: Disable</b>; 1: Enable.
/** Offset 0x0899 - Set HW P-State Interrupts Enabled for MISC_PWR_MGMT
Set HW P-State Interrupts Enabled for MISC_PWR_MGMT; <b>0: Disable</b>; 1: Enable.
$EN_DIS
**/
UINT8 HwpInterruptControl;