erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Enable Suspend-to-RAM code based on config option. Revert semantics to

Browse source 
those we had in v2 and before r385.
This causes pm_chipset_init() to be called on Geode LX.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>

Builds and run to filo.
Acked-by: Marc Jones <marc.jones@amd.com>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@595 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Carl-Daniel Hailfinger 2008-02-13 22:47:58 +00:00
commit 56919b9b66
2 changed files with 12 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

10
device/Kconfig
View file

@ -87,3 +87,13 @@ config INITIALIZE_ONBOARD_VGA_FIRST
endmenu
menu "Power management"
config SUSPEND_TO_RAM
bool "Suspend-to-RAM (S3)"
depends EXPERIMENTAL && BROKEN
help
Enable support for Suspend-to-RAM (S3) functionality.
endmenu

4
southbridge/amd/cs5536/cs5536.c
View file

@ -488,8 +488,9 @@ void chipsetinit(void)
}
sb = (struct southbridge_amd_cs5536_dts_config *)dev->device_configuration;
#if 0
#ifdef CONFIG_SUSPEND_TO_RAM
if (!IsS3Resume())
#endif
{
struct acpi_init *aci = acpi_init_table;
for (; aci->ioreg; aci++) {
@ -498,7 +499,6 @@ void chipsetinit(void)
}
pm_chipset_init();
}
#endif
/* Set HD IRQ. */
outl(GPIOL_2_SET, GPIO_IO_BASE + GPIOL_INPUT_ENABLE);