erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Remove redundant unused tRCD entries from dbe61/dbe62 SPD value list.

Browse source 
SPD_MIN_RAS_TO_CAS_DELAY is already set earlier in the list, so the alternative
constant tRCD in the end has no effect in the memory algorithm - remove them.

Signed-off-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>

git-svn-id: svn://coreboot.org/repository/coreboot-v3@1115 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Mart Raudsepp 2009-01-14 11:22:32 +00:00
commit 560ba81528
2 changed files with 0 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
mainboard/artecgroup/dbe61/initram.c
View file

@ -66,7 +66,6 @@ static const struct spd_entry spd_table_dbe61c[] = {
{SPD_REFRESH, 0x82},
{SPD_SDRAM_CYCLE_TIME_2ND, 0x0},
{SPD_SDRAM_CYCLE_TIME_3RD, 0x0},
{SPD_tRCD, 15},
};
/* Fake SPD for DBE61A - 128MB */
@ -89,7 +88,6 @@ static const struct spd_entry spd_table_dbe61a[] = {
{SPD_REFRESH, 0x82},
{SPD_SDRAM_CYCLE_TIME_2ND, 0x0},
{SPD_SDRAM_CYCLE_TIME_3RD, 0x0},
{SPD_tRCD, 15},
};
/**

1
mainboard/artecgroup/dbe62/initram.c
View file

@ -70,7 +70,6 @@ static const struct spd_entry spd_table[] = {
{SPD_REFRESH, 0x82},
{SPD_SDRAM_CYCLE_TIME_2ND, 0x0},
{SPD_SDRAM_CYCLE_TIME_3RD, 0x0},
{SPD_tRCD, 15},
};
/**