erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starbook/adl_n: Correct alignment in devicetree

Browse source 
Change-Id: I3a67abc7f8a169fc9484c6dd0efd2ef92404d8f3
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86786
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Sean Rhodes 2025-03-10 09:01:58 +00:00 • committed by Matt DeVillier
commit 534f9e7514
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/starlabs/starbook/variants/adl_n/devicetree.cb
View file

@ -155,7 +155,7 @@ chip soc/intel/alderlake
end
device ref shared_sram on end
device ref pcie_rp7 on # WiFi
register "pch_pcie_rp[PCH_RP(7)]" = "{
register "pch_pcie_rp[PCH_RP(7)]" = "{
.clk_src = 1,
.clk_req = 1,
.flags = PCIE_RP_LTR | PCIE_RP_AER,