erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

UPSTREAM: nehalem/Kconfig: Rename TRAINING_CACHE_SIZE to MRC_CACHE_SIZE

Browse source 
This is more consistent with newer Intel targets.

BUG=none
BRANCH=none
TEST=none

Change-Id: If00a2a24cb0d9f85913fb60ef87048a2feac844c
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: b29e0b70f8
Original-Change-Id: I52ee8d3f0c330a03bd6c18eed08e578dd6ae284b
Original-Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Original-Reviewed-on: https://review.coreboot.org/18371
Original-Tested-by: build bot (Jenkins)
Original-Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Original-Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-on: https://chromium-review.googlesource.com/445832
This commit is contained in:
Arthur Heymans 2017-01-22 21:24:40 +01:00 • committed by chrome-bot
commit 52fb9554c7
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/northbridge/intel/nehalem/Kconfig
View file

@ -49,7 +49,7 @@ config BOOTBLOCK_NORTHBRIDGE_INIT
string
default "northbridge/intel/nehalem/bootblock.c"
config TRAINING_CACHE_SIZE
config MRC_CACHE_SIZE
hex
default 0x10000

2
src/northbridge/intel/nehalem/Makefile.inc
View file

@ -31,7 +31,7 @@ smm-$(CONFIG_HAVE_SMI_HANDLER) += finalize.c
$(obj)/mrc.cache:
dd if=/dev/zero count=1 \
bs=$(shell printf "%d" $(CONFIG_TRAINING_CACHE_SIZE) ) | \
bs=$(shell printf "%d" $(CONFIG_MRC_CACHE_SIZE) ) | \
tr '\000' '\377' > $@
cbfs-files-y += mrc.cache