erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/intel: Add Raptor Lake device IDs

Browse source 
Add Raptor Lake specific CPU, System Agent, PCH, IGD device IDs.

References:
RaptorLake External Design Specification Volume 1 (640555)
600/700 Series PCH External Design Specification Volume 1 (626817)

BUG=b:229134437
BRANCH=firmware-brya-14505.B
TEST=Booted to OS on adlrvp + rpl silicon

Signed-off-by: Zhixing Ma <zhixing.ma@intel.com>
Change-Id: I8e8b9ec6ae82de7d7aa2302097fc66f47b782323
Reviewed-on: https://review.coreboot.org/c/coreboot/+/65117
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
zhixingma 2022-06-13 15:06:27 -07:00 • committed by Felix Held
commit 529a64b788
7 changed files with 17 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
src/include/cpu/intel/cpu_ids.h
View file

@ -64,5 +64,6 @@
#define CPUID_METEORLAKE_A0_1 0xa06a0
#define CPUID_METEORLAKE_A0_2 0xa06a1
#define CPUID_RAPTORLAKE_P_J0 0xb06a2
#define CPUID_RAPTORLAKE_P_Q0 0xb06a3
#endif /* CPU_INTEL_CPU_IDS_H */

5
src/include/device/pci_ids.h
View file

@ -4013,7 +4013,9 @@
#define PCI_DID_INTEL_RPL_P_GT1 0xa720
#define PCI_DID_INTEL_RPL_P_GT2 0xa7a8
#define PCI_DID_INTEL_RPL_P_GT3 0xa7a0
#define PCI_DID_INTEL_RPL_P_GT4 0xa7a9
#define PCI_DID_INTEL_RPL_P_GT5 0xa7a1
#define PCI_DID_INTEL_RPL_P_GT6 0xa721
/* Intel Northbridge Ids */
#define PCI_DID_INTEL_APL_NB 0x5af0
@ -4136,6 +4138,7 @@
#define PCI_DID_INTEL_MTL_P_ID_3 0x7d14
#define PCI_DID_INTEL_RPL_P_ID_1 0xa706
#define PCI_DID_INTEL_RPL_P_ID_2 0xa707
#define PCI_DID_INTEL_RPL_P_ID_3 0xa708
/* Intel SMBUS device Ids */
#define PCI_DID_INTEL_LPT_H_SMBUS 0x8c22