erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/brya: Adjust EC memory map range to support indexed IO

Browse source 
Adjust the EC memory map range for indexed IO access in trulo variant
from 0x900 to 0x380

BUG=b:379224648
TEST= able to build nissa/trulo.

Change-Id: Ide5026b35da7c00deab4464eedfca9d52d294fd6
Signed-off-by: Jayvik Desai <jayvik@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85547
Reviewed-by: Subrata Banik <subratabanik@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Jayvik Desai 2024-12-10 15:53:24 +05:30 • committed by Subrata Banik
commit 4ef6c13b38
1 changed files with 5 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

7
src/mainboard/google/brya/variants/baseboard/trulo/devicetree.cb
View file

@ -8,8 +8,11 @@ chip soc/intel/alderlake
# EC host command ranges are in 0x800-0x8ff & 0x200-0x20f
register "gen1_dec" = "0x00fc0801"
register "gen2_dec" = "0x000c0201"
# EC memory map range is 0x900-0x9ff
register "gen3_dec" = "0x00fc0901"
# For platform selects EC_GOOGLE_CHROMEEC_MEMMAP_INDEXED_IO
# EC memmap range is in 0x380-0x381
# For others
# EC memmap range is in 0x900-0x9ff
register "gen3_dec" = "CONFIG(EC_GOOGLE_CHROMEEC_MEMMAP_INDEXED_IO) ? (0x00010001 | CONFIG_EC_GOOGLE_CHROMEEC_MEMMAP_INDEXED_IO_PORT) : 0x00fc0901"
register "usb2_ports[0]" = "USB2_PORT_EMPTY" # Disable USB2.0 Port 0
register "usb2_ports[1]" = "USB2_PORT_EMPTY" # Disable USB2.0 Port 1