erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starlite_adl: Correct the SOC definition in devtree

Browse source 
The wrong definition was used, so the code had no effect.

The ID for the processor used is `b06e0`.

Change-Id: I36e13074a77b93871c1d86664e35a33afe39a402
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/84659
Reviewed-by: Maxim Polyakov <max.senia.poliak@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Sean Rhodes 2024-10-04 11:58:35 +01:00
commit 4b3513056b
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/starlabs/starlite_adl/variants/mk_v/devtree.c
View file

@ -17,7 +17,7 @@ void devtree_update(void)
common_config = chip_get_common_soc_structure();
struct soc_power_limits_config *soc_conf_4core =
&cfg->power_limits_config[ADL_N_021_6W_CORE];
&cfg->power_limits_config[ADL_N_041_6W_CORE];
struct device *nic_dev = pcidev_on_root(0x14, 3);
struct device *touchscreen_dev = pcidev_on_root(0x15, 2);