erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/starlabs/starbook/mtl: Configure sleep assertion times

Browse source 
Configure these to match the other Star Labs boards.

Change-Id: Icb57f58902cc6cf2e1faf40194a6a500c6280882
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/87017
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
Sean Rhodes 2025-03-26 21:13:37 +00:00 • committed by Matt DeVillier
commit 4aa1861fbb
1 changed files with 6 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/starlabs/starbook/variants/mtl/devicetree.cb
View file

@ -18,6 +18,12 @@ chip soc/intel/meteorlake
[PchSerialIoIndexUART0] = PchSerialIoSkipInit,
}"
# Power
register "pch_slp_s3_min_assertion_width" = "SLP_S3_ASSERTION_1_MS"
register "pch_slp_s4_min_assertion_width" = "SLP_S4_ASSERTION_3S"
register "pch_slp_sus_min_assertion_width" = "SLP_SUS_ASSERTION_1_S"
register "pch_slp_a_min_assertion_width" = "SLP_A_ASSERTION_98_MS"
# Device Tree
device domain 0 on
device ref igpu on