southbridge/amd/sr5650: Add IOMMU support
Change-Id: I2083d0c5653515c27d4626c62a6499b850f7547b Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/12044 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
parent
ff8ccf05b0
commit
44e4a4e4db
7 changed files with 611 additions and 10 deletions
|
|
@ -429,6 +429,7 @@
|
|||
#define PCI_DEVICE_ID_AMD_SR5650_PCIE_DEV12 0x5A20
|
||||
#define PCI_DEVICE_ID_AMD_SR5650_PCIE_DEV13 0x5A1E
|
||||
#define PCI_DEVICE_ID_AMD_SR5650_PCIE_DEV8 0x5A21
|
||||
#define PCI_DEVICE_ID_AMD_SR5650_IOMMU 0x5A23
|
||||
|
||||
#define PCI_DEVICE_ID_AMD_CZ_HDA 0x157A
|
||||
#define PCI_DEVICE_ID_AMD_CZ_LPC 0x790E
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue