erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

wrong order of src and dest in outb()

Browse source
This commit is contained in:
Li-Ta Lo 2002-06-05 09:09:48 +00:00
commit 43a7eb5251
4 changed files with 12 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/northsouthbridge/sis/630/southbridge.c
View file

@ -247,13 +247,13 @@ static void
timer0_fixup(void)
{
/* select Timer 0, 16 Bit Access, Mode 3, Binary */
outb_p(0x43, 0x36);
outb_p(0x36, 0x43);
/* Load LSB, 0x00 */
outb_p(0x40, 0x00);
outb_p(0x00, 0x40);
/* Load MSB, 0x00 */
outb_p(0x40, 0x00);
outb_p(0x00, 0x40);
}
/* rtc_fixup: Fix up the Real Time Clock

6
src/northsouthbridge/sis/635/southbridge.c
View file

@ -201,13 +201,13 @@ static void
timer0_fixup(void)
{
/* select Timer 0, 16 Bit Access, Mode 3, Binary */
outb_p(0x43, 0x36);
outb_p(0x36, 0x43);
/* Load LSB, 0x00 */
outb_p(0x40, 0x00);
outb_p(0x00, 0x40);
/* Load MSB, 0x00 */
outb_p(0x40, 0x00);
outb_p(0x00, 0x40);
}
/* rtc_fixup: Fix up the Real Time Clock

7
src/northsouthbridge/sis/730/southbridge.c
View file

@ -246,15 +246,14 @@ static void
timer0_fixup(void)
{
/* select Timer 0, 16 Bit Access, Mode 3, Binary */
outb_p(0x43, 0x36);
outb_p(0x36, 0x43);
/* Load LSB, 0x00 */
outb_p(0x40, 0x00);
outb_p(0x00, 0x40);
/* Load MSB, 0x00 */
outb_p(0x40, 0x00);
outb_p(0x00, 0x40);
}
/* rtc_fixup: Fix up the Real Time Clock
*
* The Real Time Clock updates the day/time information in the CMOS RAM every second.

6
src/northsouthbridge/sis/735/southbridge.c
View file

@ -206,13 +206,13 @@ static void
timer0_fixup(void)
{
/* select Timer 0, 16 Bit Access, Mode 3, Binary */
outb_p(0x43, 0x36);
outb_p(0x36, 0x43);
/* Load LSB, 0x00 */
outb_p(0x40, 0x00);
outb_p(0x00, 0x40);
/* Load MSB, 0x00 */
outb_p(0x40, 0x00);
outb_p(0x00, 0x40);
}
/* rtc_fixup: Fix up the Real Time Clock