tpm: use proper locality zero SPI bus addresses
The "PC Client Protection Profile for TPM 2.0" document defines SPI
bus addresses for different localities. That definition is not honored
in the cr50 implementation, this patch fixes it: locality zero
register file is based off 0xd40000.
BRANCH=none
BUG=chrome-os-partner:54720
TEST=with the fixed cr50 image and the rest of TPM2 initialization
patches applied factory initialization sequence on Gru succeeds.
Change-Id: I2de6fa6c05d3eca989d6785228d5adde1f2a7ab7
Signed-off-by: Vadim Bendebury <vbendeb@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/355620
Reviewed-by: Bill Richardson <wfrichar@chromium.org>
This commit is contained in:
parent
cc6750b705
commit
43344fff5d
1 changed files with 7 additions and 5 deletions
|
|
@ -24,12 +24,14 @@
|
|||
|
||||
#include "tpm.h"
|
||||
|
||||
#define TPM_LOCALITY_0_SPI_BASE 0x00d40000
|
||||
|
||||
/* Assorted TPM2 registers for interface type FIFO. */
|
||||
#define TPM_ACCESS_REG 0
|
||||
#define TPM_STS_REG 0x18
|
||||
#define TPM_DATA_FIFO_REG 0x24
|
||||
#define TPM_DID_VID_REG 0xf00
|
||||
#define TPM_RID_REG 0xf04
|
||||
#define TPM_ACCESS_REG (TPM_LOCALITY_0_SPI_BASE + 0)
|
||||
#define TPM_STS_REG (TPM_LOCALITY_0_SPI_BASE + 0x18)
|
||||
#define TPM_DATA_FIFO_REG (TPM_LOCALITY_0_SPI_BASE + 0x24)
|
||||
#define TPM_DID_VID_REG (TPM_LOCALITY_0_SPI_BASE + 0xf00)
|
||||
#define TPM_RID_REG (TPM_LOCALITY_0_SPI_BASE + 0xf04)
|
||||
|
||||
/* SPI Interface descriptor used by the driver. */
|
||||
struct tpm_spi_if {
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue