soc/mediatek: Rename DP related header files

Add `_common` postfix to the header files located in
common/dp/include/soc/. The patch helps MT8196 managing its own DP
register difition and macros in its include/soc folder.

BUG=b:382363408
TEST=emerge-geralt coreboot && emerge-cherry coreboot

Change-Id: I4ebfa2aa0dde759275c9826c605f3285c777f58d
Signed-off-by: Yidi Lin <yidilin@chromium.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85859
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
This commit is contained in:
Yidi Lin 2024-12-28 18:14:56 +08:00
commit 3f362cced5
13 changed files with 84 additions and 12 deletions

View file

@ -1,7 +1,7 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef SOC_MEDIATEK_COMMON_DP_DP_INTF_H
#define SOC_MEDIATEK_COMMON_DP_DP_INTF_H
#ifndef SOC_MEDIATEK_COMMON_DP_DP_INTF_COMMON_H
#define SOC_MEDIATEK_COMMON_DP_DP_INTF_COMMON_H
#include <edid.h>
#include <types.h>
@ -264,4 +264,4 @@ extern const struct mtk_dpintf dpintf_data;
void dp_intf_config(const struct edid *edid);
#endif /* SOC_MEDIATEK_COMMON_DP_DP_INTF_H */
#endif /* SOC_MEDIATEK_COMMON_DP_DP_INTF_COMMON_H */

View file

@ -1,7 +1,7 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef SOC_MEDIATEK_COMMON_DP_DPTX_H
#define SOC_MEDIATEK_COMMON_DP_DPTX_H
#ifndef SOC_MEDIATEK_COMMON_DP_DPTX_COMMON_H
#define SOC_MEDIATEK_COMMON_DP_DPTX_COMMON_H
#define DPTX_TBC_BUF_READSTARTADRTHRD 0x08
#define ENABLE_DPTX_EF_MODE 0x1
@ -74,4 +74,4 @@ struct mtk_dp {
int mtk_edp_init(struct edid *edid);
#endif /* SOC_MEDIATEK_COMMON_DP_DPTX_H */
#endif /* SOC_MEDIATEK_COMMON_DP_DPTX_COMMON_H */

View file

@ -1,7 +1,7 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef SOC_MEDIATEK_COMMON_DP_DPTX_HAL_H
#define SOC_MEDIATEK_COMMON_DP_DPTX_HAL_H
#ifndef SOC_MEDIATEK_COMMON_DP_DPTX_HAL_COMMON_H
#define SOC_MEDIATEK_COMMON_DP_DPTX_HAL_COMMON_H
#define AUX_CMD_I2C_R_MOT0 0x1
#define AUX_CMD_I2C_R 0x5
@ -100,4 +100,4 @@ void dptx_hal_set_color_format(struct mtk_dp *mtk_dp, u8 color_format);
void dptx_hal_set_txrate(struct mtk_dp *mtk_dp, int value);
void dptx_hal_analog_power_en(struct mtk_dp *mtk_dp, bool enable);
#endif /* SOC_MEDIATEK_COMMON_DP_DPTX_HAL_H */
#endif /* SOC_MEDIATEK_COMMON_DP_DPTX_HAL_COMMON_H */

View file

@ -1,7 +1,7 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef SOC_MEDIATEK_COMMON_DP_DPTX_REG_H
#define SOC_MEDIATEK_COMMON_DP_DPTX_REG_H
#ifndef SOC_MEDIATEK_COMMON_DP_DPTX_REG_COMMON_H
#define SOC_MEDIATEK_COMMON_DP_DPTX_REG_COMMON_H
#define TOP_OFFSET 0x2000
#define ENC0_OFFSET 0x3000
@ -4737,4 +4737,4 @@
#define DPCD_69494 0x69494
#define DPCD_69518 0x69518
#endif /* SOC_MEDIATEK_COMMON_DP_DPTX_REG_H */
#endif /* SOC_MEDIATEK_COMMON_DP_DPTX_REG_COMMON_H */

View file

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_MEDIATEK_MT8186_INCLUDE_SOC_DPTX_H__
#define __SOC_MEDIATEK_MT8186_INCLUDE_SOC_DPTX_H__
#include <soc/dptx_common.h>
#endif /* __SOC_MEDIATEK_MT8186_INCLUDE_SOC_DPTX_H__ */

View file

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DP_INTF_H__
#define __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DP_INTF_H__
#include <soc/dp_intf_common.h>
#endif /* __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DP_INTF_H__ */

View file

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DPTX_H__
#define __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DPTX_H__
#include <soc/dptx_common.h>
#endif /* __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DPTX_H__ */

View file

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DPTX_HAL_H__
#define __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DPTX_HAL_H__
#include <soc/dptx_hal_common.h>
#endif /* __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DPTX_HAL_H__ */

View file

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DPTX_REG_H__
#define __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DPTX_REG_H__
#include <soc/dptx_reg_common.h>
#endif /* __SOC_MEDIATEK_MT8188_INCLUDE_SOC_DPTX_REG_H__ */

View file

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DP_INTF_H__
#define __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DP_INTF_H__
#include <soc/dp_intf_common.h>
#endif /* __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DP_INTF_H__ */

View file

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DPTX_H__
#define __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DPTX_H__
#include <soc/dptx_common.h>
#endif /* __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DPTX_H__ */

View file

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DPTX_HAL_H__
#define __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DPTX_HAL_H__
#include <soc/dptx_hal_common.h>
#endif /* __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DPTX_HAL_H__ */

View file

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DPTX_REG_H__
#define __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DPTX_REG_H__
#include <soc/dptx_reg_common.h>
#endif /* __SOC_MEDIATEK_MT8195_INCLUDE_SOC_DPTX_REG_H__ */