soc/intel/pantherlake: Select TME support for the SoC
Enables CPU_SUPPORTS_INTEL_TME and TME_KEY_REGENERATION_ON_WARM_BOOT for Panther Lake, providing hardware memory encryption capabilities. TEST=Able to build and boot google/francka. Verified TME related settings inside FSP are now enabled with this patch. Change-Id: Iedc0d72d00e7e3c5b85916e2de4f020efd5ef024 Signed-off-by: Subrata Banik <subratabanik@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/87801 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kapil Porwal <kapilporwal@google.com>
This commit is contained in:
parent
8408bd4863
commit
3b975f92c7
1 changed files with 2 additions and 0 deletions
|
|
@ -9,6 +9,7 @@ config SOC_INTEL_PANTHERLAKE_BASE
|
|||
select CPU_INTEL_COMMON
|
||||
select CPU_INTEL_COMMON_VOLTAGE
|
||||
select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
|
||||
select CPU_SUPPORTS_INTEL_TME
|
||||
select CPU_SUPPORTS_PM_TIMER_EMULATION
|
||||
select DEFAULT_SOFTWARE_CONNECTION_MANAGER if MAINBOARD_HAS_CHROMEOS
|
||||
select DEFAULT_X2APIC_LATE_WORKAROUND
|
||||
|
|
@ -101,6 +102,7 @@ config SOC_INTEL_PANTHERLAKE_BASE
|
|||
select SOC_QDF_DYNAMIC_READ_PMC
|
||||
select SSE2
|
||||
select SUPPORT_CPU_UCODE_IN_CBFS
|
||||
select TME_KEY_REGENERATION_ON_WARM_BOOT
|
||||
select TSC_MONOTONIC_TIMER
|
||||
select UDELAY_TSC
|
||||
select UDK_202302_BINDING
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue