soc/intel/alderlake: Use common UART device list driver
Remove platform-specific uart.c and switch to the common UART device list driver. This eliminates 18 lines of duplicate code. The Alder Lake uart.c simply defined uart_devices[] array with PCH_DEVFN_UART* macros. The common driver now handles this using the PCI_UART_DEVFNn macro defined in pci_devs.h. This commit: - Adds PCI_DEVFN_UART* aliases pointing to PCH_DEVFN_UART* for naming consistency with common code - Selects SOC_INTEL_COMMON_FEATURE and SOC_INTEL_COMMON_FEATURE_UART_DEVICES in Kconfig - Removes uart.c and updates Makefile.mk Change-Id: Iafd4881c44dd9ccf7e204378bbafafbd1c884db0 Signed-off-by: Jeremy Compostella <jeremy.compostella@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/91242 Reviewed-by: Werner Zeh <werner.zeh@siemens.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
bb941824ca
commit
3337e56b50
4 changed files with 7 additions and 20 deletions
|
|
@ -84,6 +84,8 @@ config SOC_INTEL_ALDERLAKE
|
|||
select SOC_INTEL_COMMON_BLOCK_VTD
|
||||
select SOC_INTEL_COMMON_BLOCK_XHCI
|
||||
select SOC_INTEL_COMMON_BLOCK_XHCI_ELOG
|
||||
select SOC_INTEL_COMMON_FEATURE
|
||||
select SOC_INTEL_COMMON_FEATURE_UART_DEVICES
|
||||
select SOC_INTEL_COMMON_FSP_RESET
|
||||
select SOC_INTEL_COMMON_PCH_CLIENT
|
||||
select SOC_INTEL_COMMON_RESET
|
||||
|
|
|
|||
|
|
@ -9,7 +9,6 @@ all-y += gspi.c
|
|||
all-y += i2c.c
|
||||
all-y += pmutil.c
|
||||
all-y += spi.c
|
||||
all-y += uart.c
|
||||
|
||||
bootblock-y += bootblock/bootblock.c
|
||||
bootblock-y += bootblock/pch.c
|
||||
|
|
@ -50,7 +49,6 @@ smm-y += elog.c
|
|||
smm-y += p2sb.c
|
||||
smm-y += pmutil.c
|
||||
smm-y += smihandler.c
|
||||
smm-y += uart.c
|
||||
smm-y += xhci.c
|
||||
|
||||
ifeq ($(CONFIG_SOC_INTEL_ALDERLAKE_PCH_S),y)
|
||||
|
|
|
|||
|
|
@ -278,4 +278,9 @@
|
|||
#define PCH_DEV_GBE _PCH_DEV(ESPI, 6)
|
||||
#define PCH_DEV_TRACEHUB _PCH_DEV(ESPI, 7)
|
||||
|
||||
/* for common code */
|
||||
#define PCI_DEVFN_UART0 PCH_DEVFN_UART0
|
||||
#define PCI_DEVFN_UART1 PCH_DEVFN_UART1
|
||||
#define PCI_DEVFN_UART2 PCH_DEVFN_UART2
|
||||
|
||||
#endif
|
||||
|
|
|
|||
|
|
@ -1,18 +0,0 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||
|
||||
/*
|
||||
* This file is created based on Intel Alder Lake Processor PCH Datasheet
|
||||
* Document number: 621483
|
||||
* Chapter number: 9
|
||||
*/
|
||||
|
||||
#include <commonlib/helpers.h>
|
||||
#include <soc/pci_devs.h>
|
||||
|
||||
const unsigned int uart_devices[] = {
|
||||
PCH_DEVFN_UART0,
|
||||
PCH_DEVFN_UART1,
|
||||
PCH_DEVFN_UART2,
|
||||
};
|
||||
|
||||
const int uart_devices_size = ARRAY_SIZE(uart_devices);
|
||||
Loading…
Add table
Add a link
Reference in a new issue