erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

UPSTREAM: mb/lenovo/s230u: fix sata port map for the msata port

Browse source 
s230u seems only have two sata ports: one for the 2.5in hdd and one for
msata. map 0x11 (port 0 & 4) enables hdd but not msata, and map 0x5
(port 0 & 2) enables both.

BUG=none
BRANCH=none
TEST=none

Change-Id: I11aba1d95e53ffc8e97c152bf6aa6b01d299820f
Signed-off-by: Patrick Georgi <pgeorgi@google.com>
Original-Commit-Id: 72f730e23c
Original-Change-Id: I1e9e96f0d0849b1e8c4e02aa4f686ceb5e10b3ab
Original-Signed-off-by: Bill XIE <persmule@gmail.com>
Original-Reviewed-on: https://review.coreboot.org/19523
Original-Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Original-Reviewed-by: Alexander Couzens <lynxis@fe80.eu>
Reviewed-on: https://chromium-review.googlesource.com/506170
Commit-Ready: Patrick Georgi <pgeorgi@chromium.org>
Tested-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi@chromium.org>
This commit is contained in:
persmule 2017-05-01 21:40:50 +08:00 • committed by chrome-bot
commit 33171a8d99
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/lenovo/s230u/devicetree.cb
View file

@ -52,7 +52,7 @@ chip northbridge/intel/sandybridge
register "pcie_hotplug_map" = "{ 0, 1, 0, 1, 0, 0, 0, 0 }"
register "pcie_port_coalesce" = "1"
register "sata_interface_speed_support" = "0x3"
register "sata_port_map" = "0x11"
register "sata_port_map" = "0x5"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"