erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Only enable CPU pipeline if option ENABLE_SIS630_CPU_PIPELINE is set

Browse source
This commit is contained in:
Ronald G. Minnich 2001-01-19 00:11:45 +00:00
commit 31370304b1
1 changed files with 5 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/northsouthbridge/sis/630/630_regs.inc
View file

@ -39,7 +39,11 @@ northbridge_init_table:
/* SiS 630 specific registers. See SiS 630 Registers Recommended Setting */
/* Host Control Interface */
#ifdef ENABLE_SIS630_CPU_PIPELINE
.byte 0x50, 0x9E #
#else
.byte 0x50, 0x9C #
#endif
.byte 0x51, 0x00 #
/* DRAM Control */
@ -100,4 +104,4 @@ northbridge_init_table:
.byte 0xC8, 0x04 # AGP 4X
.byte 0xC9, 0x00 # AGP Disabled
northbridge_init_table_end:
northbridge_init_table_end: