soc/intel/{adl,mtl}/romstage/fsp_params.c: Fix printf specifier
`cfg[i].clk_req` is a `uint8_t` so use `%u` instead of `%d`. Change-Id: I6c7a6ecbd2f5b917d44923d0ad6cb331d9bb054c Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/89789 Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kilian Krause <kilian.krause@siemens.com> Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Reviewed-by: Mario Scheithauer <mario.scheithauer@siemens.com>
This commit is contained in:
parent
786ac14d48
commit
312d455a93
2 changed files with 2 additions and 2 deletions
|
|
@ -79,7 +79,7 @@ static void pcie_rp_init(FSP_M_CONFIG *m_cfg, uint32_t en_mask, enum pcie_rp_typ
|
|||
if (!(cfg[i].flags & PCIE_RP_CLK_REQ_UNUSED)) {
|
||||
if (clk_req_mapping & (1 << cfg[i].clk_req))
|
||||
printk(BIOS_WARNING,
|
||||
"Found overlapped clkreq assignment on clk req %d\n",
|
||||
"Found overlapped clkreq assignment on clk req %u\n",
|
||||
cfg[i].clk_req);
|
||||
m_cfg->PcieClkSrcClkReq[cfg[i].clk_src] = cfg[i].clk_req;
|
||||
clk_req_mapping |= 1 << cfg[i].clk_req;
|
||||
|
|
|
|||
|
|
@ -59,7 +59,7 @@ static void pcie_rp_init(FSP_M_CONFIG *m_cfg, uint32_t en_mask,
|
|||
if (!(cfg[i].flags & PCIE_RP_CLK_REQ_UNUSED)) {
|
||||
if (clk_req_mapping & (1 << cfg[i].clk_req))
|
||||
printk(BIOS_WARNING,
|
||||
"Found overlapped clkreq assignment on clk req %d\n",
|
||||
"Found overlapped clkreq assignment on clk req %u\n",
|
||||
cfg[i].clk_req);
|
||||
m_cfg->PcieClkSrcClkReq[cfg[i].clk_src] = cfg[i].clk_req;
|
||||
clk_req_mapping |= 1 << cfg[i].clk_req;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue