erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/brya/var/uldrenite: Configure ISH_GP5 GPIO

Browse source 
BUG=b:410645679

Change-Id: I25285e7a7ae92a19f8750d30661930c4d6c2e1d2
Signed-off-by: Kapil Porwal <kapilporwal@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/87345
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Jayvik Desai <jayvik@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Pranava Y N <pranavayn@google.com>
Reviewed-by: Yuval Peress <peress@google.com>
This commit is contained in:
Kapil Porwal 2025-04-17 00:26:14 +05:30 • committed by Subrata Banik
commit 2f62dd8a6b
2 changed files with 4 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/mainboard/google/brya/variants/uldrenite/gpio.c
View file

@ -34,8 +34,8 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_NF(GPP_A14, NONE, DEEP, NF1),
/* A15 : USB_OC2# ==> NC */
PAD_NC(GPP_A15, NONE),
/* A16 : USB_OC3# ==> NC */
PAD_NC_LOCK(GPP_A16, NONE, LOCK_CONFIG),
/* A16 : ISH_GP5 */
PAD_CFG_NF(GPP_A16, NONE, DEEP, NF2),
/* A17 : GPP_A17 ==> GSC_SOC_INT_ODL */
PAD_CFG_GPI_APIC(GPP_A17, NONE, PLTRST, LEVEL, INVERT),
/* A18 : DDSP_HPDB ==> NC */

2
src/mainboard/google/brya/variants/uldrenite/variant.c
View file

@ -41,6 +41,8 @@ static const struct pad_config lte_disable_pads[] = {
};
static const struct pad_config ish_disable_pads[] = {
/* A16 : ISH_GP5 ==> NC */
PAD_NC_LOCK(GPP_A16, NONE, LOCK_CONFIG),
/* B5 : GPP_B5 ==> NC */
PAD_NC(GPP_B5, NONE),
/* B6 : GPP_B6 ==> NC */