erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/{nissa,trulo}: select HAVE_CHIPSETINIT_BINARY

Browse source 
According to Intel SA Doc#873795, select HAVE_CHIPSETINIT_BINARY
on nissa and trulo baseboard.

BUG=b:447290550
TEST=1. build coreboot
     2. check log to confirm load chipsetinit.bin successfully.

Change-Id: I66a0c1a3dbfbbf563461b319c5839910dfc11656
Signed-off-by: Jamie Chen <jamie.chen@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/90698
Reviewed-by: Eric Lai <ericllai@google.com>
Reviewed-by: Kao, Ben <ben.kao@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Jamie Chen 2026-01-08 17:39:28 +08:00 • committed by Matt DeVillier
commit 2b976ddd8a
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/google/brya/Kconfig
View file

@ -96,6 +96,7 @@ config BOARD_GOOGLE_BASEBOARD_NISSA
select DRIVERS_GFX_GENERIC
select DRIVERS_INTEL_ISH
select FSP_TYPE_IOT if !CHROMEOS
select HAVE_CHIPSETINIT_BINARY
select MAINBOARD_DISABLE_STAGE_CACHE
select MAINBOARD_HAS_EARLY_LIBGFXINIT
select MEMORY_SOLDERDOWN
@ -115,6 +116,7 @@ config BOARD_GOOGLE_BASEBOARD_TRULO
select DRIVERS_GFX_GENERIC
select DRIVERS_INTEL_ISH
select DRIVER_INTEL_ISH_HAS_MAIN_FW
select HAVE_CHIPSETINIT_BINARY
select MAINBOARD_DISABLE_STAGE_CACHE
select MAINBOARD_HAS_EARLY_LIBGFXINIT
select MEMORY_SOLDERDOWN