erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

vendorcode/amd/opensil/genoa_poc/ramstage.c: Fix log typos

Browse source 
Fix the typo in the word "unknown", and add 1 to the timepoint enum to
print out 1, 2 and 3 instead of 0, 1 and 2.

Change-Id: I1308fd102490a89ff8b724509917180034d8d0c0
Signed-off-by: Nicolas Kochlowski <nickkochlowski@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85819
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com>
This commit is contained in:
Nicolas Kochlowski 2024-12-31 13:37:34 -03:00 • committed by Martin Roth
commit 29fa5fe6e0
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/vendorcode/amd/opensil/genoa_poc/ramstage.c
View file

@ -18,7 +18,7 @@
void SIL_STATUS_report(const char *function, const int status)
{
const int log_level = status == SilPass ? BIOS_DEBUG : BIOS_ERR;
const char *error_string = "Unkown error";
const char *error_string = "Unknown error";
const struct error_string_entry {
SIL_STATUS status;
@ -151,7 +151,7 @@ static void opensil_entry(SIL_TIMEPOINT timepoint)
return;
}
char opensil_function[16];
snprintf(opensil_function, sizeof(opensil_function), "InitializeSiTp%d", tp);
snprintf(opensil_function, sizeof(opensil_function), "InitializeSiTp%d", tp + 1);
SIL_STATUS_report(opensil_function, ret);
if (ret == SilResetRequestColdImm || ret == SilResetRequestColdDef) {
printk(BIOS_INFO, "openSIL requested a cold reset");