erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/fatcat/var/francka: move NC pin to default

Browse source 
Relocate the NC pins configuration to gpio.c, enabling it once needed.

BUG=b:392007428
TEST=emerge-fatcat coreboot

Signed-off-by: Mac Chiang <mac.chiang@intel.com>
Change-Id: I5c594f68b151f8c8c58e35a0590be15456f54b32
Reviewed-on: https://review.coreboot.org/c/coreboot/+/87062
Reviewed-by: Jayvik Desai <jayvik@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Pranava Y N <pranavayn@google.com>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Mac Chiang 2025-04-01 19:43:16 +08:00 • committed by Subrata Banik
commit 175a37059b
2 changed files with 16 additions and 33 deletions
Download patch file Download diff file Expand all files Collapse all files

17
src/mainboard/google/fatcat/variants/francka/fw_config.c
View file

@ -24,23 +24,6 @@ static const struct pad_config hda_enable_pads[] = {
PAD_CFG_NF(GPP_S06, NONE, DEEP, NF5),
/* SOC_DMIC_DATA1 */
PAD_CFG_NF(GPP_S07, NONE, DEEP, NF5),
/* GPP_D09: PCH_DGPU_HOLD_RST#_R */
PAD_NC(GPP_D09, NONE),
/* GPP_D16: HDA_RST# */
PAD_NC(GPP_D16, NONE),
/* GPP_S00: SNDW_3_SCL */
PAD_NC(GPP_S00, NONE),
/* GPP_S01: SNDW_3_SDA */
PAD_NC(GPP_S01, NONE),
/* GPP_S02: SOC_DMIC_CLK0 */
PAD_NC(GPP_S02, NONE),
/* GPP_S03: SOC_DMIC_DATA0 */
PAD_NC(GPP_S03, NONE),
/* GPP_S04: SNDW2_CLK */
PAD_NC(GPP_S04, NONE),
/* GPP_S05: SNDW2_DATA0 */
PAD_NC(GPP_S05, NONE),
};
static const struct pad_config audio_disable_pads[] = {

32
src/mainboard/google/fatcat/variants/francka/gpio.c
View file

@ -344,22 +344,22 @@ static const struct pad_config gpio_table[] = {
/* GPP_H22: SOC_I2C_1_SCL */
PAD_CFG_NF(GPP_H22, NONE, DEEP, NF1),
/* GPP_S00: SNDW_3_SCL */
PAD_CFG_NF(GPP_S00, NONE, DEEP, NF1),
/* GPP_S01: SNDW_3_SDA */
PAD_CFG_NF(GPP_S01, NONE, DEEP, NF1),
/* GPP_S02: SOC_DMIC_CLK0 */
PAD_CFG_NF(GPP_S02, NONE, DEEP, NF1),
/* GPP_S03: SOC_DMIC_DATA0 */
PAD_CFG_NF(GPP_S03, NONE, DEEP, NF1),
/* GPP_S04: SNDW2_CLK */
PAD_CFG_NF(GPP_S04, NONE, DEEP, NF2),
/* GPP_S05: SNDW2_DATA0 */
PAD_CFG_NF(GPP_S05, NONE, DEEP, NF2),
/* GPP_S06: SOC_DMIC_CLK1 */
PAD_CFG_NF(GPP_S06, NONE, DEEP, NF5),
/* GPP_S07: SOC_DMIC_DATA1 */
PAD_CFG_NF(GPP_S07, NONE, DEEP, NF5),
/* GPP_S00: Not used */
PAD_NC(GPP_S00, NONE),
/* GPP_S01: Not used */
PAD_NC(GPP_S01, NONE),
/* GPP_S02: Not used */
PAD_NC(GPP_S02, NONE),
/* GPP_S03: Not used */
PAD_NC(GPP_S03, NONE),
/* GPP_S04: Not used */
PAD_NC(GPP_S04, NONE),
/* GPP_S05: Not used */
PAD_NC(GPP_S05, NONE),
/* GPP_S06: Not used */
PAD_NC(GPP_S06, NONE),
/* GPP_S07: Not used */
PAD_NC(GPP_S07, NONE),
/* GPP_V00: PM_BATLOW# */
PAD_CFG_NF(GPP_V00, NONE, DEEP, NF1),