erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

add ram resources

Browse source 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2256 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Ronald G. Minnich 2006-04-18 20:42:58 +00:00
commit 170ce333ca
2 changed files with 25 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/northbridge/amd/gx2/northbridge.c
View file

@ -236,10 +236,11 @@ setup_gx2(void)
static void optimize_xbus(device_t dev)
{
/* Optimise X-Bus performance */
pci_write_config8(dev, 0x40, 0x1e);
/* pci_write_config8(dev, 0x40, 0x1e);
pci_write_config8(dev, 0x41, 0x52);
pci_write_config8(dev, 0x43, 0xc1);
pci_write_config8(dev, 0x44, 0x00);
*/
}
static void enable_shadow(device_t dev)
@ -433,6 +434,7 @@ static void enable_dev(struct device *dev)
do_vsmbios();
dev->ops = &pci_domain_ops;
pci_set_method(dev);
ram_resource(dev, 0, 0, sizeram()*1024);
} else if (dev->path.type == DEVICE_PATH_APIC_CLUSTER) {
printk_debug("DEVICE_PATH_APIC_CLUSTER\n");