erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

cpu/intel: Enter romstage without BIST

Browse source 
When entry to romstage is via cpu/intel/car/romstage.c
BIST has not been passed down the path for sometime.

Change-Id: I345975c53014902269cee21fc393331d33a84dce
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/34908
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
This commit is contained in:
Kyösti Mälkki 2019-08-16 14:02:25 +03:00
commit 157b189f6b
47 changed files with 63 additions and 182 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/mainboard/aopen/dxplplusu/romstage.c
View file

@ -26,7 +26,7 @@ int spd_read_byte(unsigned int device, unsigned int address)
return smbus_read_byte(device, address);
}
void mainboard_romstage_entry(unsigned long bist)
void mainboard_romstage_entry(void)
{
static const struct mem_controller memctrl[] = {
{