rambi: align gpu pipea settings with the VBIOS
In the normal mode case these settings aren't overwritten by
the VBIOS because the VBIOS does not run. Therefore, the settings
need to align with what the VBIOS programs so that there is a
consistent panel power sequencing.
BUG=chrome-os-partner:28267
BRANCH=baytrail
TEST=Built and booted. Noted settings set by firmware for both dev
and normal mode match.
Change-Id: Iccf65e2a6bce6859fd7cb0f466d4b44d654523ce
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/196822
Reviewed-by: Marc Jones <marc.jones@se-eng.com>
This commit is contained in:
parent
2eaa650860
commit
12999018f2
1 changed files with 3 additions and 3 deletions
|
|
@ -41,9 +41,9 @@ chip soc/intel/baytrail
|
|||
|
||||
# Enable PIPEA as DP_C
|
||||
register "gpu_pipea_port_select" = "2" # DP_C
|
||||
register "gpu_pipea_power_cycle_delay" = "5" # 400ms
|
||||
register "gpu_pipea_power_on_delay" = "2000" # 200ms
|
||||
register "gpu_pipea_light_on_delay" = "10" # 1ms
|
||||
register "gpu_pipea_power_cycle_delay" = "6" # 600ms
|
||||
register "gpu_pipea_power_on_delay" = "5000" # 500ms
|
||||
register "gpu_pipea_light_on_delay" = "70" # 7ms
|
||||
register "gpu_pipea_power_off_delay" = "500" # 50ms
|
||||
register "gpu_pipea_light_off_delay" = "2000" # 200ms
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue