erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/rauru: Complete PCIe reset in romstage

Browse source 
De-assert PERST# at romstage to reduce the waiting time in ramstage.

BUG=b:361728592
TEST=The boot time improves 62ms

Change-Id: I2cd5cd59e7513b6e4036c3e8013a3c7322d2f787
Signed-off-by: Yidi Lin <yidilin@chromium.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/84895
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Reviewed-by: Yidi Lin <yidilin@google.com>
This commit is contained in:
Yidi Lin 2024-09-19 10:06:34 +08:00 • committed by Yu-Ping Wu
commit 1121a7b9cc
2 changed files with 5 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/mainboard/google/rauru/romstage.c
View file

@ -1,8 +1,12 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#include <arch/stages.h>
#include <soc/pcie.h>
void platform_romstage_main(void)
{
/* TODO: add romstage main function */
if (CONFIG(PCI))
mtk_pcie_deassert_perst();
}

1
src/soc/mediatek/mt8196/Makefile.mk
View file

@ -16,6 +16,7 @@ bootblock-$(CONFIG_PCI) += ../common/pcie.c pcie.c
bootblock-y += ../common/wdt.c ../common/wdt_req.c wdt.c
romstage-y += ../common/cbmem.c
romstage-$(CONFIG_PCI) += ../common/early_init.c ../common/pcie.c
romstage-y += emi.c
romstage-y += l2c_ops.c
romstage-y += ../common/mmu_operations.c ../common/mmu_cmops.c