erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

get some serial output and post codes from the dongle (trivial changes)

Browse source 
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://coreboot.org/repository/coreboot-v3@1054 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Stefan Reinauer 2008-11-25 22:39:00 +00:00
commit 0a6c147e8e
7 changed files with 4 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

1
mainboard/kontron/986lcd-m/acpi_tables.c
View file

@ -26,7 +26,6 @@
#include <msr.h>
#include <legacy.h>
#include <device/pci_ids.h>
#include <statictree.h>
#include <config.h>
#include "dmi.h"

1
mainboard/kontron/986lcd-m/fadt.c
View file

@ -26,7 +26,6 @@
#include <msr.h>
#include <legacy.h>
#include <device/pci_ids.h>
#include <statictree.h>
#include <config.h>
#include <arch/acpi.h>

1
mainboard/kontron/986lcd-m/mptable.c
View file

@ -27,7 +27,6 @@
#include <msr.h>
#include <legacy.h>
#include <device/pci_ids.h>
#include <statictree.h>
#include <config.h>

1
mainboard/kontron/986lcd-m/power_reset_check.c
View file

@ -25,7 +25,6 @@
#include <msr.h>
#include <legacy.h>
#include <device/pci_ids.h>
#include <statictree.h>
#include <config.h>

1
mainboard/kontron/986lcd-m/reset.c
View file

@ -26,7 +26,6 @@
#include <msr.h>
#include <legacy.h>
#include <device/pci_ids.h>
#include <statictree.h>
#include <config.h>
void soft_reset(void)

1
mainboard/kontron/986lcd-m/rtl8168.c
View file

@ -27,7 +27,6 @@
#include <msr.h>
#include <legacy.h>
#include <device/pci_ids.h>
#include <statictree.h>
#include <config.h>
static void nic_init(struct device *dev)

11
mainboard/kontron/986lcd-m/stage1.c
View file

@ -169,7 +169,7 @@ static void early_superio_config_w83627thg(void)
rawpnp_exit_ext_func_mode(port);
port = 0x2e;
port = 0x4e;
ldn = W83627THG_SP1;
rawpnp_enter_ext_func_mode(port);
@ -208,7 +208,7 @@ void hardware_stage1(void)
void early_superio_config_w83627thg(void);
void ich7_enable_lpc(void);
int boot_mode = 0;
#if 0
#if 1
/* hack */
pci_conf1_write_config32(PCI_BDF(0, 0x1f, 0), RCBA, DEFAULT_RCBA | 1);
/* Change port80 to LPC */
@ -219,13 +219,10 @@ void hardware_stage1(void)
enable_lapic();
ich7_enable_lpc();
early_superio_config_w83627thg();
/* Set up the console */
#warning need to know how to call uart8250_init
// uart8250_init();
console_init();
post_code(0xcf);
}
void mainboard_pre_payload(void)