soc/intel/jasperlake: Add CrashLog implementation for Intel JSL
Extend support for CrashLog to Intel Jasperlake based platforms.
This commit is based on 15cbc3b599,
originally reviewed on https://review.coreboot.org/c/coreboot/+/49943.
BUG=b:354834461
TEST=CrashLog can be enabled in Kconfig for Jasperlake based platforms
and can generate a BERT table, if enabled.
Change-Id: Ia18a79d8de849d556b4b8fd0e6b43090311eb23f
Signed-off-by: Jędrzej Ciupis <jciupis@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/83884
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jakub Czapiga <czapiga@google.com>
This commit is contained in:
parent
94a65fa2c6
commit
07dd73c921
6 changed files with 347 additions and 2 deletions
|
|
@ -72,9 +72,11 @@ typedef struct {
|
|||
**/
|
||||
UINT8 EnableAbove4GBMmio;
|
||||
|
||||
/** Offset 0x004B - Reserved
|
||||
/** Offset 0x004B - Enable/Disable CrashLog Device 10
|
||||
Enable(Default): Enable CPU CrashLog Device 10, Disable: Disable CPU CrashLog
|
||||
$EN_DIS
|
||||
**/
|
||||
UINT8 Reserved0;
|
||||
UINT8 CpuCrashLogDevice;
|
||||
|
||||
/** Offset 0x004C - Memory SPD Pointer Channel 0 Dimm 0
|
||||
Pointer to SPD data, will be used only when SpdAddressTable SPD Address are marked as 00
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue